## REGISTER TRANSFER LANGUAGE

## REGISTER TRANSFER LANGUAGE

- The operations executed on the data stored in the registers are called micro operations.
- Classifications of micro operations
$\checkmark$ Register transfer micro operations
$\checkmark$ Arithmetic micro operations
$\checkmark$ Logic micro operations
$\checkmark$ Shift micro operations
- This is an elementary operation performed on the information stored in registers. Ex: shift, count, clear and load.
- The internal hardware organisation of a digital computer is best defined by specifying

1) The set of registers it contains and their function.
2) The sequence of micro operation performed on the binary information stored in the register.
3) The control that initiates the sequence of micro operations.

- The term register transfer implies the availability of hardware logic circuits that can perform a stated micro operation and transfer the result to the same or the other register


## Register transfer microperations: Capital letters rasedan and

Ex: MAR- memory address register (holds an address for memory unit)
PC - Program Counter
IR - Instruction Register

- Individual flip-flops are used in n-bit registers
- The symbolic representation of the register transfer is

$$
\mathbf{R} 2 \leftarrow \mathbf{R} \mathbf{1}
$$

- The information is transferred from the register R1 (source) to register R2 (destination).
Common ways of representing a register is shown in figure below:


Numbering of bits
Showing individual bits

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



FIGURE: DESIGNATION OF REGISTERS

## REGISTER TRANSFER LANGUAGE

## Control function:

- Often actions need to only occur if a certain condition is true. This is similar to an "if" statement in a programming language. In digital systems, this is often done via a control signal, called a control function
- If the signal is 1 , the action takes place
- This is represented as: $\mathbf{P}: \mathbf{R 2} \leftarrow \mathbf{R 1}$

Which means "if $P=1$, then load the contents of register R1 into register R2", i.e., if ( $P=1$ ) then $(R 2 \leftarrow R 1)$

## Implementation of controlled transfer

- The same clock controls the circuits that generate the control function and the destination register
- Registers are assumed to use positive-edge-triggered flip-flops

Implementation of controlled transfer
$\mathbf{P}: \mathbf{R} \mathbf{2} \leftarrow \mathbf{R} \mathbf{1}$

Block diagram


Timing diagram


- The same clock controls the circuits that generate the control function and the destination register
- Registers are assumed to use positive-edge-triggered flip-flops


## BASIC SYMBOLS FOR REGISTER TRANSFERS

| Symbols | Description | Examples |
| :--- | :--- | :--- |
| Capital letters | Denotes a register | MAR, R2 |
| \& numerals |  |  |
| Parentheses () | Denotes a part of a register | $\mathrm{R} 2(0-7), \mathrm{R} 2(\mathrm{~L})$ |
| Arrow $\leftarrow$ | Denotes transfer of information | $\mathrm{R} 2 \leftarrow \mathrm{R} 1$ |
| Colon $:$ | Denotes termination of control function | $\mathrm{P}:$ |
| Comma, | Separates two micro-operations | $\mathrm{A} \leftarrow \mathrm{B}, \mathrm{B} \leftarrow \mathrm{A}$ |

## REGISTER TRANSFER LANGUAGE

## BUS AND MEMORY TRANSFERS:

- Since transferring info from one register to another in separate lines becomes complex, a more efficient scheme called common bus system is used.
- A bus consists of a common set of lines, one for each bit of a register through which the binary info is transferred at a time.
- Control signals determine which register is selected by the bus during each particular register transfer.
- One way of constructing the common bus system is using multiplexers
- The bus consists of 4 registers and four 4 by 1 mux each having data inputs 0 through 3 and selection lines $S_{1}$ and $S_{0}$
Ex: o/p of register A is connected to input 0 of mux1 because this $\mathrm{i} / \mathrm{p}$ is labelled A1.
- When $\mathrm{S}_{1} \mathrm{~S}_{0}=00$, the four bits of one register are selected and transfer it to four line common bus.
Ex: $S_{1} S_{0}=00$, the data $i / p^{\prime}$ 's of all mux are selected and applied to bus which causes the bus line to receive content of reg A
- Generally a bus system multiplexes $k$ registers with $n$ bits to produce an $n$ line common bus using $n$ multiplexers
- The size of the mux should be $k$ by 1 since it multiplexes $k$ data lines

Ex: for a common bus of eight registers of 16 registers should have 16 mux with 8 by 1 size with 3 selection lines


- The transfer of information from a bus into one of many destination registers can be accomplished by connecting the bus lines to the $i / p$ 's of the destination register and activating the load control of the particular destination register selected
- The content of reg C is placed on bus and the content of bus is loaded to R1 by activating its load control $\mathrm{i} / \mathrm{p}$.


## REGISTER TRANSFER LANGUAGE

## THREE STATE BUFFER:

- A three state gate is a digital circuit that exhibits threes states
$\checkmark$ Two of them being conventional logics 0 and 1
$\checkmark$ Third is high impedance state which behaves as an open circuit i.e., output disconnected
- They may perform any conventional logics such as AND or NAND
- Where as in three state buffer gate
$\checkmark$ Control i/p determine the o/p state
$\checkmark$ When control $i / p$ is 1 , the $o / p$ is enabled and behaves as normal $i / p$
$\checkmark$ When control i/p is 0 , the o/p acts as high impedance state
$\checkmark$ Because of this high impedance state a large number of 3 state gates o/ps can be connected to form a common bus line without loading effect


## MEMORY TRANSFER:

- The transfer of information from a memory word to outside environment is called read operation.

Read: $\mathrm{DR} \leftarrow \mathrm{M}[A R]$

Transfer of information into DR from the memory word $M$ selected by address in AR.

- The transfer of new information to be stored into the memory is called write memory.
- The particular Hemonong many available is selected by the memory during the transfer


## ARTHIMETIC MICRO OPERATIONS:

- The basic arithmetic micro operations are addition, subtraction, increment, decrement and shift
- The arithmetic micro operation is defined by the statement

$$
R 3 \leftarrow R 1+R 2
$$

It states that the contents of register 1 and register 2 are added and the sum is transfer to r3

- To implement this statement with hardware we need 3 registers and a digital component that performs addition operation
- To implement subtraction we use complements and addition
- The table shows different arithmetic micro operations


## BINARY ADDER:

- To implement the add operation with hardware we need the registers to hold the data and the digital component that performs the arithmetic addition


## REGISTER TRANSFER LANGUAGE

- The digital circuit that generates the arithmetic sum of two binary numbers of any length is caller binary adder, which can be constructed using full adder circuits in cascade
- The n bit binary adder needs n full adders

$$
\begin{array}{ll}
\text { MSB } & A_{0}-A_{3}=1 \text { st } 4 \text {-bit number } \\
B_{0}-B_{3}=2 \text { nd } 4 \text {-bit number }
\end{array}
$$

LSB


## BINARY ADDER-SUBTRACTER:

- The addition and subtraction operations can be combined into one common circuit by including and XOR operation with each full adder
- When $\mathrm{M}=0$ circuit acts an adder, we have
$B$ XOR $0=P / P$ full adfierspeceives the value of B, the input carry is 0 , and the circuit
- When $\mathrm{M}=1$ circuit acts as subtractor

B XOR 1= $\mathrm{B}^{\prime}$. The full adder performs $\mathrm{A}+\mathrm{B}^{\prime}+1$


## BINARY INCREMENTER:

- The increment micro operation adds 1 to a number in a register


## REGISTER TRANSFER LANGUAGE



## ARITHMETIC CIRCUIT:

- The basic component of an arithmetic circuit is the parallel adder. By controlling the data $\mathrm{i} / \mathrm{ps}$ to the adder, it is possible to obtain different types of arithmetic operations.

- The 4 bit arithmetic circuit consists of four full adders and four multiplexers choosing different operations.
- The $4 \mathrm{i} / \mathrm{ps}$ of A directly go to the $\mathrm{Xi} / \mathrm{ps}$ of full adder
- The each of the four $\mathrm{Bi} / \mathrm{ps}$ as well as the complements of B are connected to the 0 and 1 data $\mathrm{i} / \mathrm{ps}$ of the multiplexers.
- The other two data i/ps (i.e., 2 and 3 ) of the mux are connected to logic 0 and 1 respectively.
- So from the selection lines S1 and S0, the 4 muxs are controlled.
- The $i / p$ carry Cin goes to the carry $i / p$ of the FA in least significant position. The other carries connected from one stage to the next.
- The o/p of the binary adder is calculated from $\mathbf{D}=\mathbf{A}+\mathbf{Y}+\mathbf{C i n}$


## REGISTER TRANSFER LANGUAGE

The 8 possible arithmetic operations are as shown below:
Select In Output

| $S_{1}$ | $S_{0}$ | $C_{\text {in }}$ | $Y$ | $D=A+Y+C_{\text {in }}$ | Microoperation |
| :---: | :---: | :---: | :---: | :--- | :--- |
| 0 | 0 | 0 | $B$ | $D=A+B$ | Add |
| 0 | 0 | 1 | $B$ | $D=A+B+1$ | Add w/carry |
| 0 | 1 | 0 | $B$ | $D=A+\bar{B}$ | Subtract w/borrow |
| 0 | 1 | 1 | $B$ | $D=A+\bar{B}+1$ | Subtract |
| 1 | 0 | 0 | 0 | $D=A$ | Transfer A |
| 1 | 0 | 1 | 0 | $D=A+1$ | Increment A |
| 1 | 1 | 0 | 1 | $D=A-1$ | Decrement A |
| 1 | 1 | 1 | 1 | $D=A$ | Transfer A |

## LOGIC MICRO OPERATIONS:

- Logic micro operations specify binary operations for strings of bits stored in registers. For example P: R1 $\leftarrow$ R1 XOR R2

$$
\begin{array}{ll}
1010 & \text { content of R1 } \\
\frac{1100}{011} & \text { content of R2 } \\
\text { content of } R 1 \text { after } P=1
\end{array}
$$

## LIST OF LOGIC MICROOPERATIONS

- List of Logic Microoperations
- 16 different logic operations with 2 binary variables.
$-n$ binary variables $\rightarrow 2{ }^{2}$ functions
- Truth tables for 16 functions of 2 variables and the corresponding 16 logic micro-operations

| $\begin{array}{\|l\|l\|llll} \hline x & 0 & 0 & 1 & 1 \\ y & 0 & 1 & 0 & 1 \\ \hline \end{array}$ | Boolean Function | MicroOperations | Name |
| :---: | :---: | :---: | :---: |
| 0000 | F0 $=0$ | $\mathrm{F} \leftarrow 0$ | Clear |
| 0001 | $\mathrm{F} 1=\mathrm{xy}$ | $F \leftarrow A \wedge B$ | AND |
| 0010 | F2 $=x y^{\prime}$ | $F \leftarrow A \wedge B^{\prime}$ |  |
| 0011 | $F 3$ = ${ }^{\text {a }}$ | $F \leftarrow A$ | Transfer A |
| 0100 | F4 $=x^{\prime} \mathrm{y}$ | $F \leftarrow A^{\prime} \wedge B$ |  |
| 0101 | F5 = y | $\mathrm{F} \leftarrow \mathrm{B}$ | Transfer B |
| 0110 | $\mathrm{F} 6=\mathrm{x} \oplus \mathrm{y}$ | $F \leftarrow A \oplus B$ | Exclusive-OR |
| 0111 | F7 $=\mathrm{x}+\mathrm{y}$ | $F \leftarrow A \vee B$ | OR |
| 1000 | $F 8=(x+y)^{\prime}$ | $F \leftarrow(A \vee B)^{\prime}$ | NOR |
| 1001 | $\mathrm{F9}=(\mathrm{x} \oplus \mathrm{y})^{\prime}$ | $F \leftarrow(A \oplus B)^{\prime}$ | Exclusive-NOR |
| 1010 | $\mathrm{F} 10=\mathrm{y}$ ' | $F \leftarrow \mathrm{~B}^{\prime}$ | Complement B |
| 1011 | $\mathrm{F} 11=\mathrm{x}+\mathrm{y}^{\text {' }}$ | $F \leftarrow A \vee B$ |  |
| 1100 | F12 $\mathrm{x}^{\text {x }}{ }^{\text {+ }}$ | $F \leftarrow A^{\prime}$ | Complement A |
| 1101 | $\mathrm{F} 13=\mathrm{x}^{\prime}+\mathrm{y}$ | $F \leftarrow A^{\prime} v B$ |  |
| 1110 | $\mathrm{F} 14=(\mathrm{xy})^{\prime}$ | $F \leftarrow(A \wedge B)^{\prime}$ | NAND |
| 1111 | F 15 = 1 | $\mathrm{F} \leftarrow$ all 1's | Set to all 1's |

## REGISTER TRANSFER LANGUAGE

## SOME APPLICATIONS:

## HARDWARE IMPLEMENTATION OF LOGIC MICROOPERATIONS



Function table

| $\mathrm{S}_{1}$ | $\mathrm{~S}_{0}$ | Output | $\mu$-operation |
| :---: | :---: | :---: | :---: |
| 0 | 0 | $\mathrm{~F}=\mathrm{A} \wedge \mathrm{B}$ | AND |
| 0 | 1 | $\mathrm{~F}=\mathrm{A} \vee \mathrm{B}$ | OR |
| 1 | 0 | $\mathrm{~F}=\mathrm{A} \oplus \mathrm{B}$ | XOR |
| 1 | 1 | $\mathrm{~F}=\mathrm{A}^{\prime}$ | Complement |

- Logic microoperations can be used to change bit values, delete a group of bits, or insert new bit values into a regist
- The selective-set opdrationsets andithe bitsidn A where there arecorresponding 1 's in $B$

1010 A before
$\underline{1100 \text { B (logic operand) }}$
1110 A after $A \leftarrow A \vee B$

- The selective-complement operation complements bits in A where there are corresponding 1's in B

$$
\begin{aligned}
& 1010 \mathrm{~A} \text { before } \\
& \underline{1100} \mathrm{~B} \text { (logic operand) } \\
& 0110 \mathrm{~A} \text { after } A \leftarrow A \oplus B
\end{aligned}
$$

- The selective-clear operation clears to 0 the bits in A only where there are corresponding 1's in B

$$
\begin{aligned}
& 1010 \mathrm{~A} \text { before } \\
& 1100 \mathrm{~B} \text { (logic operand) } \\
& 0010 \mathrm{~A} \text { after } A \leftarrow A \wedge B
\end{aligned}
$$

## REGISTER TRANSFER LANGUAGE

- The mask operation is similar to the selective-clear operation, except that the bits of $A$ are cleared only where there are corresponding 0 's in $B$

> 1010 A before
> $\underline{1100} \mathrm{~B}$ (logic operand)
> 1000 A after $A \leftarrow A \wedge B$

- The insert operation inserts a new value into a group of bits
- This is done by first masking the bits to be replaced and then Oring them with the bits to be inserted

> 01101010 A before $\underline{00001111 \mathrm{~B} \text { (mask) }} 000001010 \mathrm{~A}$ after masking 00001010 A before $\frac{10010000 \mathrm{~B} \text { (insert) }}{10011010 \mathrm{~A} \text { after insertion }}$

- The clear operation compares the bits in $A$ and $B$ and produces an all 0 's result if the two number are equal

$$
1010 \mathrm{~A}
$$



## Shift Microoperations

Shift microoperations are used for serial transfer of data
They are also used in conjunction with arithmetic, logic, and other dataprocessing operations

There are three types of shifts: logical, circular, and arithmetic

## Shift microoperations

- There are three types of shift operations:

Logic shift, Circular shift (or Rotate), and Arithmetic shift

- All shift operations are carried on the same register

| Microoperation | Description |
| :---: | :---: |
| $\mathbf{R} \leftarrow$ shl $\mathbf{R}$ | Shift-left register R |
| $R \leftarrow \operatorname{shr} R$ | Shift-right register $\mathbf{R}$ |
| $\mathrm{R} \leftarrow \mathrm{cil} \mathrm{R}$ | Circular shift-left register R |
| $\mathrm{R} \leftarrow \operatorname{cir} \mathrm{R}$ | Circular shift-right register R |
| $\mathrm{R} \leftarrow \mathrm{ashl} \mathrm{R}$ | Arithmetic shift-left R |
| $\mathrm{R} \leftarrow \mathrm{ashr} \mathbf{R}$ | Arithmetic shift-right R |



## REGISTER TRANSFER LANGUAGE

A logical shift is one that transfers 0 through the serial input. The symbols shl and shr are for logical shift-left and shift-right by one position

$$
\mathrm{R} 1 \leftarrow \mathrm{shl} \text { R1 }
$$

The circular shift (rotate) circulates the bits of the register around the two ends without loss of information. The symbols cil and cir are for circular shift left and right 14. The arithmetic shift shifts a signed binary number to the left or right. To the left is multiplying by 2 , to the right is dividing by 2 .

Arithmetic shifts must leave the sign bit unchanged. A sign reversal occurs if the bit in Rn-1 changes in value after the shift. This happens if the multiplication causes an overflow. An overflow flip-flop Vs can be used to detect the overflow

$$
\mathrm{Vs}=\mathrm{Rn}-1 \oplus \mathrm{Rn}-2
$$

A bi-directional shift unit with parallel load could be used to implement this two clock pulses are necessary with this configuration: one to load the value and another to shift. In a processor unit with many registers it is more efficient to implement the shift operation with a combinational circuit.

The content of a register to be shifted is first placed onto a common bus and the output is connected to the combinational shifter, the shifted number is then loaded back into the register. This can be constructed with multiplexers.
Arithmetic LogighkinunitKDirectory!

- The arithmetic logic unit (ALU) is a common operational unit connected to a number of storage registers


## REGISTER TRANSFER LANGUAGE



- To perform a micro operation, the contents of specified registers are placed in the inputs of the ALU

- The ALU performs anoperationand the resultois then transferred to a destination register
- The ALU is a combinational circuit so that the entire register transfer operation from the source registers through the ALU and into the destination register can be performed during one clock pulse period.

| Operation select |  |  |  |  | Operation | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $S_{3}$ | $S_{2}$ | $S_{1}$ | $S_{0}$ | $C_{\text {in }}$ |  |  |
| 0 | 0 | 0 | 0 | 0 | $F=A$ | Transfer $A$ |
| 0 | 0 | 0 | 0 | 1 | $F=A+1$ | Increment $A$ |
| 0 | 0 | 0 | 1 | 0 | $F=A+B$ | Addition |
| 0 | 0 | 0 | 1 | 1 | $F=A+B+1$ | Add with carry |
| 0 | 0 | 1 | 0 | 0 | $F=A+\bar{B}$ | Subtract with borrow |
| 0 | 0 | 1 | 0 | 1 | $F=A+\bar{B}+1$ | Subtraction |
| 0 | 0 | 1 | 1 | 0 | $F=A-1$ | Decrement $A$ |
| 0 | 0 | 1 | 1 | 1 | $F=A$ | Transfer $A$ |
| 0 | 1 | 0 | 0 | $\times$ | $F=A \wedge B$ | AND |
| 0 | 1 | 0 | 1 | $\times$ | $F=A \vee B$ | OR |
| 0 | 1 | 1 | 0 | $\times$ | $F=A \oplus B$ | XOR |
| 0 | 1 | 1 | 1 | $\times$ | $F=\bar{A}$ | Complement $A$ |
| 1 | 0 | $\times$ | $\times$ | $\times$ | $F=\operatorname{shr} A$ | Shift right $A$ into $F$ |
| 1 | 1 | $\times$ | $\times$ | $\times$ | $F=\operatorname{shl} A$ | Shift left $A$ into $F$ |

